

select signal to the first multiplexer.

[Claim 48 Cancelled.

⁴²
~~49~~. (Previously Added) The system of Claim ⁴⁰~~48~~, wherein the multi-gigabit transceiver comprises a phase locked loop configured to receive the clock signal selected by the first multiplexer.

⁴³
~~50~~. (Previously Added) The system of Claim ⁴²~~48~~, wherein the multi-gigabit transceiver further comprises a serializer configured to operate in response to a serializing clock signal generated by the phase locked loop in response to the clock signal selected by the first multiplexer.

⁴⁴
~~51~~. (Previously Added) The system of Claim ³⁶~~42~~, wherein the programmable logic device further comprises:

- a first general-purpose clock pad;
- a first down-level shifter coupled to the first general-purpose clock pad; and
- a general-purpose clock routing path coupling the down-level shifter to the multi-gigabit transceiver.

⁴⁵
~~52~~. (Previously Added) The system of Claim ⁴⁴~~51~~, wherein the programmable logic device further comprises a multiplexer coupled to the dedicated routing structure and the general-purpose clock routing path, the multiplexer being configured to selectively route a clock signal on either the dedicated routing structure or the general-purpose clock routing path in response to a select signal.

⁴⁶
~~53~~. (Previously Added) The system of Claim ⁴⁵~~52~~, wherein the programmable logic device further comprises a first configuration memory cell that is programmable to store and provide the select signal.